mirror of
https://github.com/Ikatono/vhdlFizzBuzz.git
synced 2025-10-29 04:56:12 -05:00
Add files via upload
This commit is contained in:
22
dff.vhd
Normal file
22
dff.vhd
Normal file
@@ -0,0 +1,22 @@
|
||||
library ieee;
|
||||
use ieee.std_logic_1164.all;
|
||||
|
||||
|
||||
entity dff is
|
||||
port( d: in std_logic;
|
||||
clk: in std_logic;
|
||||
rst: in std_logic;
|
||||
|
||||
q: out std_logic
|
||||
);
|
||||
end dff;
|
||||
|
||||
architecture behav of dff is
|
||||
begin
|
||||
process (clk) is
|
||||
begin
|
||||
if rising_edge(clk) then
|
||||
q <= d and rst;
|
||||
end if;
|
||||
end process;
|
||||
end behav;
|
||||
Reference in New Issue
Block a user